



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/752,122	12/29/2000	Shyh-An Chi	JCLA6705	8732

7590

04/22/2004

J.C. PATENTS INC.
4 VENTURE
SUITE 250
IRVINE, CA 92618

EXAMINER

O BRIEN, BARRY J

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 04/22/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/752,122

Applicant(s)

CHI ET AL.

Examiner

Barry J. O'Brien

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 19 February 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-14 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-14 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
- 1) ☒ Certified copies of the priority documents have been received.
 - 2) ☐ Certified copies of the priority documents have been received in Application No. _____.
 - 3) ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1-14 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed on record in the file: Amendment A as received on 2/19/2004.

Specification

3. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.
4. The applicant is requested to review the specification and update the status of all co-pending applications made mention of, replacing attorney docket numbers with current U.S. application or patent numbers when appropriate.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2183

6. Claims 1-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Potash, U.S. Patent No. 4,435,756, in further view of Patterson and Hennessy, *Computer Organization & Design*, 2nd Ed., 1998.

7. Regarding claim 1, Potash has taught a memory data access structure suitable for use in a processor, comprising:

- a. A memory (M of Fig. 1), to store and output an instruction according to an address signal (see Col.1 lines 16, 19-20 and Col.6 lines 33-36).
- b. A pipeline processor (see Col.1 lines 10-18) for executing a plurality of processor instructions, the pipeline processor including an execution unit ("EX" of Fig.1) to perform an execution operation on the instruction input from a previous stage (see Col.1 lines 30-37), and to output a result signal (see Col.1 lines 25-28, 47-48) and a control signal (64A of Fig.7), wherein the control signal is output to the memory (see Col.7 lines 35-52 and Col.8 lines 6-12), wherein
 - i. When the instruction executed by the execution unit is a branch instruction, the result signal is a target address, wherein the target address is selected to be an address signal output to the memory, wherein the memory fetches a next instruction to be executed according to the address signal (see Col.2 lines 35-46).

8. Potash has not explicitly taught a cache memory for storing and outputting an instruction according to an address signal, nor fetching the fetch instruction from an external memory according to a control signal if the instruction is not in the cache memory.

Art Unit: 2183

9. However, Patterson has taught the use of a memory hierarchy in modern microprocessors, consisting of multiple levels of memory of varying size and speed in order to create the appearance of a larger, faster memory space, while keeping costs minimized versus having a single large memory (see p.541-2). Furthermore, the general configuration of this hierarchy consists of a cache between the main memory and the processor (see p.545), which operates in a manner such that when a fetch of data at an address results in a cache miss, the data is instead brought from memory into the cache and processor (see p.545, 550). Therefore, one of ordinary skill in the art would have found it obvious to include a cache in between the processor and main memory of Potash in order to present a larger and faster address space to the processor (see Patterson p.541-2), as well as allowing the fetching of a fetch instruction from the main memory if it is not in the cache based on the control signal that indicates the need for a fetch (see Potash Col.7 lines 35-52 and Col.8 lines 6-12).

10. Regarding claim 2, Potash in view of Patterson has taught the memory data access structure according to claim 1 as shown above, wherein the control signal indicates whether the instruction executed in the current stage is a taken branch instruction (see Col.7 lines 35-52 and Col.8 lines 6-12).

11. Regarding claim 3, Potash in view of Patterson has taught the memory data access structure according to claim 1 as shown above, further comprising a program counter (38 of Fig.4) to store an address of the instruction currently executed among all the instructions to be executed (see Col.6 lines 53-64). Furthermore, it is well known in the art that the program counter holds the address of the current instruction being executed (see Patterson p.133).

12. Regarding claim 4, Potash in view of Patterson has taught the memory data access structure according to claim 3 as shown above, further comprising a multiplexer to receive the result signal output by the execution unit and the executed address stored in the program counter plus a set value, and to select one of the signals as the address signal (see Col.2 lines 35-46 and Col.8 lines 4-26). While not taught explicitly, it is inherent that a multiplexer selects, using the control signal (18 of Fig.1), between the branch target address and the sequential address. Here, the module "C" executes the instruction and determines whether the branch instruction will be taken or not (see Col.2 lines 35-39), which necessitates the need to arbitrate between the two addresses available so that only one address is supplied back to the "IPF" module for re-fetching. Furthermore, the "set value" that is added to the program counter is well known in the art. Because the program counter holds the address of the instruction being currently executed, and because Potash is fetching the next sequential address or the branch target address, then the next sequential address is simply the current address plus an offset of a set amount, which will be determined by how the instructions are addressed in the particular architecture.

13. Regarding claim 5, Potash has taught a memory data access structure suitable for use in a processor, comprising:

- a. A memory (M of Fig.1), to store and output an instruction according to an address signal (see Col.1 lines 16, 19-20 and Col.6 lines 33-36),
- b. A pipeline processor (see Col.1 lines 10-18) for executing a plurality of processor instructions, including an execution unit ("EX" of Fig.1) to perform an execution operation on the instruction transferred from a previous stage (see Col.1 lines 30-37), and to output a result signal (see Col.1 lines 25-28, 47-48),

Art Unit: 2183

- c. A branch instruction prediction mechanism (IPF of Fig.4), to output a predicted address according to a fetch instruction (see Col.4 lines 36-44, Col.5 lines 56-65, Col.6 lines 46-67, and Col.7 lines 1-5),
 - d. A comparator, to receive the result signal and the predicted address and to output a comparison signal (see Col.2 lines 35-46 and Col.8 lines 7-26), wherein:
 - i. When the execution unit is executing a branch instruction, the result signal is a target address, wherein the target address is selected to be an address signal output to the memory, wherein a next instruction to be executed is fetched according to the address signal (see Col.2 lines 35-46),
 - ii. When the execution unit is executing the branch instruction, the processor fetches the fetch instruction, and the result signal obtained after executing the branch instruction is transferred to the comparator, the comparator then outputs the comparison signal to the memory according to the result signal and the predicted address (see Col.2 lines 35-46 and Col.8 lines 7-26).
14. Potash has not taught a cache memory configured between the main memory and the processor that receives an address signal, nor has Potash taught that if the fetch instruction is not stored in the cache memory, the cache memory determines whether to fetch the fetch instruction from an external memory according to the comparison signal.
15. However, Patterson has taught the use of a memory hierarchy in modern microprocessors, consisting of multiple levels of memory of varying size and speed in order to create the appearance of a larger, faster memory space, while keeping costs minimized versus

Art Unit: 2183

having a single large memory (see p.541-2). Furthermore, the general configuration of this hierarchy consists of a cache between the main memory and the processor (see p.545), which operates in a manner such that when a fetch of data at an address results in a cache miss, the data is instead brought from memory into the cache and processor (see p.545, 550). Therefore, one of ordinary skill in the art would have found it obvious to include a cache in between the processor and main memory of Potash in order to present a larger and faster address space to the processor (see Patterson p.541-2), as well as allowing the fetching of a fetch instruction from the main memory if it is not in the cache based on the control signal that indicates the need for a fetch (see Potash Col.7 lines 35-52 and Col.8 lines 6-12).

16. Regarding claim 6, Potash in view of Patterson has taught the memory data access structure according to claim 5 as shown above, wherein the comparison signal is generated after performing comparison operation upon the result signal and the predicted address (see Col.2 lines 35-46 and Col.8 lines 7-26).

17. Regarding claim 7, Potash in view of Patterson has taught the memory data access structure according to claim 5 as shown above, further comprising a program counter (38 of Fig.4) to store an address of an instruction which is executed currently among all the instruction to be executed (see Col.6 lines 53-64). Furthermore, it is well known in the art that the program counter holds the address of the current instruction being executed (see Patterson p.133).

18. Regarding claim 8, Potash in view of Patterson has taught the memory data access structure according to claim 7, comprising further a multiplexer to receive the result signal output from the execution unit, an execution address stored in the program counter plus a signal with a determined value, and the predicted address, and to select one of these signals as an

Art Unit: 2183

address signal (see Col.2 lines 35-46 and Col.8 lines 4-26). While not taught explicitly, it is inherent that a multiplexer selects, using the control signal (18 of Fig.1), between the branch target address and the sequential address. Here, the module "C" executes the instruction and determines whether the branch instruction will be taken or not (see Col.2 lines 35-39), which necessitates the need to arbitrate between the two addresses available so that only one address is supplied back to the "IPF" module for re-fetching. Furthermore, the "set value" that is added to the program counter is well known in the art. Because the program counter holds the address of the instruction being currently executed, and because Potash is fetching the next sequential address or the branch target address, then the next sequential address is simply the current address plus an offset of a set amount, which will be determined by how the instructions are addressed in the particular architecture.

19. Regarding claim 9, Potash has taught a method of memory data access suitable for use in a processor, comprising:

- a. Providing an instruction according to an address signal (see Col.1 lines 16, 19-20 and Col.6 lines 33-36),
- b. Executing the instruction to output a result signal and a control signal (see Col.1 lines 25-37, 47-48, Col.7 lines 35-52 and Col.8 lines 6-12),
- c. Fetching a next instruction to be executed according to an address signal, wherein when the instruction is a branch instruction, the result signal is a target address, wherein the target address is selected to be the address signal output to the memory (see Col.2 lines 35-46),

Art Unit: 2183

20. Potash has not taught a cache memory configured between the main memory and the processor that receives an address signal, nor has Potash taught determining whether a fetch instruction is fetched from an external memory according to the control signal when the processor is fetching the fetch instruction and the fetch instruction is not stored in the cache memory.

21. However, Patterson has taught the use of a memory hierarchy in modern microprocessors, consisting of multiple levels of memory of varying size and speed in order to create the appearance of a larger, faster memory space, while keeping costs minimized versus having a single large memory (see p.541-2). Furthermore, the general configuration of this hierarchy consists of a cache between the main memory and the processor (see p.545), which operates in a manner such that when a fetch of data at an address results in a cache miss, the data is instead brought from memory into the cache and processor (see p.545, 550). Therefore, one of ordinary skill in the art would have found it obvious to include a cache in between the processor and main memory of Potash in order to present a larger and faster address space to the processor (see Patterson p.541-2), as well as allowing the fetching of a fetch instruction from the main memory if it is not in the cache based on the control signal that indicates the need for a fetch (see Potash Col.7 lines 35-52 and Col.8 lines 6-12).

22. Regarding claim 10, Potash in view of Patterson has taught the method according to claim 9 as shown above, wherein the control indicates whether the instruction currently executed is a taken branch instruction (see Col.7 lines 35-52 and Col.8 lines 6-12).

23. Regarding claim 11, Potash in view of Patterson has taught the method according to claim 9 as shown above, comprising further the step of selectively outputting the result signal

and an address of the instruction executed currently plus a signal with a certain value (see Col.2 lines 35-46 and Col.8 lines 4-26).

24. Regarding claim 12, Potash has taught a method for memory data access suitable for use in a processor, comprising:

- a. Providing an instruction (see Col.1 lines 19-20),
- b. Executing the instruction to output a result signal (see Col.1 lines 25-28, 30-37, 47-48),
- c. Using a branch prediction mechanism to receive a fetch instruction and to output a predicted address (see Col.4 lines 36-44, Col.5 lines 56-65, and Col.6 lines 46-64),
- d. Comparing the result signal with the predicted address, and outputting a comparison signal, wherein:
 - i. When the instruction being executed is a branch instruction, the result signal is a target address and is selected to be an address signal, and the processor fetches an instruction to be executed next according to the address signal (see Col.2 lines 35-46).

25. Potash has not explicitly taught that while executing the branch instruction, the processor fetches the fetch instruction, and if the fetch instruction is not in a cache memory, according to the comparison signal, the cache memory determines whether to fetch the fetch instruction from an external memory.

26. However, Patterson has taught the use of a memory hierarchy in modern microprocessors, consisting of multiple levels of memory of varying size and speed in order to

Art Unit: 2183

create the appearance of a larger, faster memory space, while keeping costs minimized versus having a single large memory (see p.541-2). Furthermore, the general configuration of this hierarchy consists of a cache between the main memory and the processor (see p.545), which operates in a manner such that when a fetch of data at an address results in a cache miss, the data is instead brought from memory into the cache and processor (see p.545, 550). Therefore, one of ordinary skill in the art would have found it obvious to include a cache in between the processor and main memory of Potash in order to present a larger and faster address space to the processor (see Patterson p.541-2), as well as allowing the fetching of a fetch instruction from the main memory if it is not in the cache based on the control signal that indicates the need for a fetch (see Potash Col.7 lines 35-52 and Col.8 lines 6-12).

27. Regarding claim 13, Potash in view of Patterson has taught the method according to claim 12 as shown above, comprising further a step of selectively outputting one of the result signals, an address that the processor is currently processing plus a certain value, and the predicted address (see Col.2 lines 35-46 and Col.8 lines 4-26).

28. Regarding claim 14, Potash in view of Patterson has taught the method according to claim 12 as shown above, wherein the comparison signal indicates whether the branch instruction predicted by the branch prediction mechanism is correct (see Col.8 lines 7-26).

Response to Arguments

29. Applicant's arguments filed on 2/19/2004 have been fully considered but they are not persuasive.

30. On pages 10 and 11 of the present amendment, the Applicant argues, in essence:

“...the present invention does not always fetch the missed data when a cache miss is occurred. Instead, the present invention determines whether to fetch the missed data according to a control signal as cited in claim 1. In other words, although a cache miss happened, the missed data may not be fetched from the external memory because the control signal prevented the cache from doing so.”

31. Claim 1 recites the limitation, “if the fetch instruction is not stored in the cache memory, the cache memory determines whether to fetch the fetch instruction from an external memory according to the control signal.” The Applicant is arguing that the claim language “determines” requires that a choice be made. However, the accepted definition of “determine” has two meanings, one is “to fix conclusively”, the other “to make a choice” (see Webster’s Ninth New Collegiate Dictionary, p.346, definitions 1a and 1c for “determine”). Accordingly, a claim that relies solely upon the definition of “determine” is read upon by art that meets either of the two alternative definitions of that word. In this case, the prior art of record, namely Potash in view of Patterson et al., has taught the cache making a determination on whether to fetch the instruction from an external memory following a cache miss. The determination to always fetch upon a cache miss has been made by the system, creating a “fixed” decision and therefore meeting the “to fix conclusively” definition of “determine”. Thus, the prior art of record has taught the limitations of claim 1, as well as those of similar claims 5, 9 and 12, in that a determination has been made on whether to fetch the instruction from external memory upon a cache miss.

32. The Examiner suggests that language more indicative of an explicit choice and the choice’s alternative paths, or language similar to that suggested by the Applicant on page 11 of the present amendment, namely, *“although a cache miss happened, the missed data may not be*

fetched from the external memory because the control signal prevented the cache from doing so”, be used to more clearly define what the Applicant regards as the invention.

33. Furthermore, in response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., *although a cache miss happened, the missed data may not be fetched from the external memory because the control signal prevented the cache from doing so*) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

34. On page 11 of the present amendment, the Applicant argues, in essence:

“It is obvious that signal 64A is not a control signal as stated in the Office Action (page 6, lines 1-2). Accordingly, Potash does not teach to send a control signal to the memory such that whether to perform memory access is determined...”

35. The Examiner would like to point out that item 64A of Figure 7 of Potash is in fact a “control signal”, as was pointed out in the previous office action referencing Col.8 lines 8-12 of Potash, shown again in paragraph 7 above. Col.8 lines 8-12 of Potash state, “...write control circuit 63 generates signals on lead 64A corresponding to a PF/LF state, sends a write command on conductor 64B, and generates a reset signal on a conductor 65.” Here, element 64A is a lead which carries a signal representing a state PF/LF, which is defined as a state of a branch instruction (see Col.5 lines 56-65 of Potash), which along with other control signals, is sent to memory and can cause a re-fetch of a mis-predicted instruction operand (see Col.8 lines 13-26 of

Potash). Therefore, element 64A is a control signal, and when combined with other control signals, cause an instruction fetch from memory if necessary.

36. Furthermore, the Examiner would like to point out that the sections of the Potash reference that the Applicant is relying upon, specifically Col.4 line 40 – Col.5 line 55 as cited on page 11 of the present amendment, do not mention element 64A at all.

Conclusion

37. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

38. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR § 1.111(c).

Art Unit: 2183

39. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Barry J. O'Brien whose telephone number is (703) 305-5864.

The examiner can normally be reached on Mon.-Fri. 6:30am-4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

40. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Barry J. O'Brien
Examiner
Art Unit 2183

BJO
4/19/2004


EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100